Documents In the MAX2871 Is there any drawback to setting CP to greater than 00 in int-N mode?

In the MAX2871 Is there any drawback to setting CP to greater than 00 in int-N mode?

The drawback to setting CP greater than 00 in int-N mode is that such setting may impact spur performance.

Tags: KA-04324 MAX2871ETJ+ Phase Locked Loop with Integrated VCO spur performance max2871 Phase Locked Loop (PLL) Synthesizer & Translation Loop Show More

Related Content

What about AD9361 spur performance?

I haven’t seen any spur performance numbers for the AD9361. Does any exist? I’m especially concerned about spurs generated by the fractional-N synthesizer, for example near-integer spurs that are inherent...
RE: ADRV9009 receiver spur without any input

are you seeing the spur only in the frequency hopping mode or in normal mode as well?
RE: AD9912 I use spur killer, I need killed spur harmonic 2, It should write 0x01 or 0x02 to the register 0x0500 ?

I believe you are operating on the assumption the DAC harmonic spur is in phase with the fundamental signal. Not so. In fact, the phase of the DAC harmonic spur is not predictable as it depends on the...

Related Content