I'm seeking clarification on the following, we plan to connect a clock source to CLKA (Pins AF3/AG3) and CLKB (Pins C3/D3) for Bank A and B respectively (complimentary SYSREFs have also been connected).
The question - do the CLK (Pins P1/R1) also need to be connected to a clock source or can these pins be left floating?