AD9522-5
Recommended for New Designs
The AD9522-51 provides a multioutput clock distribution function with subpicosecond jitter performance, along with an on-chip PLL that can be used with...
Datasheet
AD9522-5 on Analog.com
Dear all,
we've a beamforming application in which we need to synchronize 40 ADCs (AD9600) as good as possible. Therefore also their sampling clocks need to be synchronized perfectly.
To distribute (and generate) the ADC sampling clocks of 100 MHz, we are thinking about using "Clock Generation and Distribution" devices like the AD9522-5: 12 LVDS/24 CMOS Output Clock Generator.
The maximum output skew (LVDS outputs) is specified in the datasheet for LVDS outputs across multiple with 432 ps.
If we calibrate each output skew how stable are these measured output skews? Will they change when the device gets turned off and on again? Is there a big dependancy on the temperature?
Regards,
Alex
