Post Go back to editing

How to design the matching network of ADL5324 and ADL5523

Hello!

I am trying to design the tuning the ADL5324 and ADL5523, here is my problem.

Question 1. The Power Amplifier ADL5324 Evaluation Board's default frequency is 2110 MHz - 2170 MHz. But I want it to work at frequency of 3100 MHz - 3400 MHz. Is it possible to simulate the matching network in ADS?  Like the picture shows.

The simulation result seems different from the datasheet. Or maybe I could only modify the component on the board directly?

Question 2. I also want the LNA ADL5523 evaluation board to work at frequency of 3100 MHz to 3400 MHz. As it is a LNA, we want to tune it for optimal noise figure.  But it seems impossible to simulate it in ADS because I looked the SNP file and there is no data about Noise Figure, Fmin, GAMMA OPT. Could anyone tell me how to design the matching network?

Any advice would be apprciate.

Thank you!

Chris

Parents
  • Hello, Jim.

    Thanks for your suggestion.

    I did the simulation again as you told me and I have gotten 3 simulation results. The first one is the simulation at frequency 3.1GHz to 3.4GHz(matching at 3.25GHz), the second one is the simulation at frequncy 3.34GHz to 3.64GHz(matching at 3.49GHz), and the third one is the simulation at frequency 3.1GHz to 3.4GHz(matching at 3.1GHz). You can see it in the attachment.

    It seems there is not any diffrence between result 1 and result 2. And the result 3 looks better than result 1. Besides, in all the three simulation the value of  the C1, C2, and their distance to the pin are different from the data given in the datasheet. So I don't know which one is the correct simulation result that I could implement. And there is no S parameter at this frequency in the datasheet that I could refer to.

    Could you give me any advice?

    Thank you very much.

Reply
  • Hello, Jim.

    Thanks for your suggestion.

    I did the simulation again as you told me and I have gotten 3 simulation results. The first one is the simulation at frequency 3.1GHz to 3.4GHz(matching at 3.25GHz), the second one is the simulation at frequncy 3.34GHz to 3.64GHz(matching at 3.49GHz), and the third one is the simulation at frequency 3.1GHz to 3.4GHz(matching at 3.1GHz). You can see it in the attachment.

    It seems there is not any diffrence between result 1 and result 2. And the result 3 looks better than result 1. Besides, in all the three simulation the value of  the C1, C2, and their distance to the pin are different from the data given in the datasheet. So I don't know which one is the correct simulation result that I could implement. And there is no S parameter at this frequency in the datasheet that I could refer to.

    Could you give me any advice?

    Thank you very much.

Children
No Data