HMC3716 PFD in adiSimPLL

How can I simulate a PLL loop with the HMC3716 phase/freq detector in adiSimPLL? The part is not in the chip library. Alternatively, could I define a custom phase detector? I need only phase noise freq analysis, not loop settling in time domain etc, so a simple phase noise floor will do.