HMC659 biasing sequence

Hello,

In case that Vgg1 is pre-adjusted and fixed by register divider, is following sequence no problem?

The biasing sequence:
A) Set Vgg1 (Idq adjusted voltage, fixed to somewhere between -2V and 0V)
B) Set Vdd to +8V
C) Set Vgg2 to +3V
Timing: A)<B)=<C)

My customer understands recommended biasing sequence described in https://ez.analog.com/docs/DOC-11963, however, from circuit size point of view they would like to apply fixed voltage to Vgg1 by resister divider.

Best Regards,

Parents
  • Hi Kagan,

    Thanks for your answer.
    Is the inquired biasing sequence applicable to all non-self-biased HMC amplifiers that have Vgg1 and Vgg2? Or is it applicable to specific non-self-biased HMC amplifiers? I would like to known it for supporting other HMC amps and future opportunities.

    Best Regards,

Reply
  • Hi Kagan,

    Thanks for your answer.
    Is the inquired biasing sequence applicable to all non-self-biased HMC amplifiers that have Vgg1 and Vgg2? Or is it applicable to specific non-self-biased HMC amplifiers? I would like to known it for supporting other HMC amps and future opportunities.

    Best Regards,

Children
No Data