HMC837 : Fundamental and Divider mode

Question

Hi 
 I have a question concerning the selection of the fundamental or divider mode on the tri-band PLL. 
 I use a HMC837 with a ref of 50MHz and an output frequency about 2256MHz 
 I use the default register given by analog and only update the Reg03 and Reg04 to my request. 
 
 The PLL locks but not at 2256MHz but at 1128MHz. It seems that the divider mode is active. 
 In which register the selection of the mode is done? 
 Best regards 
 Vincent

EZAdministrator · Accepted Answer

This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

Thank you,
EZ Admin

Electronic Design Services - PartnerZone

Products In This Thread

HMC837 : Fundamental and Divider mode