How the gain or error voltage changes as the input power varies in the power range?
HMC439
Recommended for New Designs
The HMC439QS16G(E) is a digital phase-frequency detector intended for use in low noise phase-locked loop applications for inputs from 10 to 1300 MHz. Its...
Datasheet
HMC439 on Analog.com
How the gain or error voltage changes as the input power varies in the power range?
HI,
The HMC439 PFD looks at the frequency of REF and VCO, not at their input power. But the input power has to be between -10dBm and +10dBm for the PFD to function correctly.
See a paper like MT-086 (https://www.analog.com/media/en/training-seminars/tutorials/MT-086.pdf) to understand how a PFD works as part of a PLL.
Petre
For a certain constant phase difference between REF and VCO, will the ouput error volatage change if the REF or VCO power varies from -10dBm to +10dBm?
Hi,
the HMC439 outputs are NU and ND signals. If REF or VCO change power while the phase offset between the clocks remains constant, the HMC439 outputs should not change their existing behavior.
Petre
Hi,
the HMC439 outputs are NU and ND signals. If REF or VCO change power while the phase offset between the clocks remains constant, the HMC439 outputs should not change their existing behavior.
Petre