SLA Information

SLA Status Assignee Support Status
SLA Closed.



Open
 
Activating this link will open 2 new browser tabs.

Products Mentioned

ADF4382A Recommended for New Designs
The ADF4382A is a high performance, ultralow jitter, fractional-N phased-locked loop (PLL) with an integrated voltage controlled oscillator (VCO) ideally...
Datasheet
ADF4382A on Analog.com

Associated Drivers

Thread Details

  • State Verified Answer
  • +1 person also asked this people also asked this
  • Replies 1 reply
  • Subscribers 70 subscribers
  • Views 709 views
  • Users 0 members are here
 
Related Content

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
		
	
	
		

	    
	    
	    		
ADISimPLL model for the ADF4382A

		
	
				

			

									
					    CSC2
					
							

            
            			
				
									
											
			
			
				
			
			
			    	
			                    
                
				                on Feb 3, 2026 
				
			
			
		

		
		                    	    

        	    
Thread Summary

                The user inquired about using ADISimPLL with the ADF4382A MMIC, noting a discrepancy between the simulation results (FREF=5MHz, Fdet=500kHz) and the datasheet specifications (FREF(min)=10MHz, Fdet(min)=5.4MHz). The support engineer confirmed that the datasheet is correct and the ADISimPLL model needs to be updated to reflect these minimum values.
                        	    

                
                     AI Generated Content
                
    	    

             
				
        		

		    
		    		    

		      		            		        
Category: Software

    		        		            		    
Product Number:  ADF4382A  

    		        		        		        
Software Version: ADISimPLL  5.70.01

    		    		    

		    		    
		    			

			    
Hello, 



I used ADISimPLL on the new ADF4382A MMIC. 
In the simulation was able to use a FREF=5MHz with divider R=10 to get Fdet = 500 kHz. 
However, in the data-sheet I see FREF(min)=10 MHz and Fdet(min)=5.4 MHz. 
Can you confirm that there is a problem with the ADISimPLL model of the ADF4382A ? Or am I not reading  the data-sheet correctly?


Thank you for your support and feedback!

			

			
									
		                                 
Thread Notes  

                

        
                                        
                        

    

                                            
                 Phase-Locked Loop (PLL) Synthesizers
                
                                                    
                 software
                
                                                    
                 ADF4382A
                
                                                    
                 ADISimPLL  5.70.01
                
                                                    
                 Phase Locked Loop with Integrated VCO
                
                                        
                                            
                
                
                                        
                                            
                
                
                                
                    Show More
            

    
    
		


				
				        
        		

			
						
									
												
			
			
                        
                                    
                        
                                                    
                        
            
			            
						
						
			
			
			
			
		


        
        
        
    
					

			





















	

	

					



			


				
	









	




	
			








	





































     



















		        
        

            
Before You Switch

            
        

        

        

            Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.