I wanted to know:
1. What is the frequency tolerance figure when lock detect signal goes high (upon tuning the PLL to a new frequency)? That is, within how offset has frequency settled, at the instant lock detect is driven high?
2. How the lock detect register configuration change the frequency tolerance value, if it does?