adisimpll locked frequency does not equal design frequency

Hello , I want to use ADF4371 to produce a range of equal spaced output frequencie in 4GHz to 6GHz , but When the PLL is stabilized, the VCO output frequency (the locking frequency) is not equal to the design frequency, as shown in the picture.

Design1.zip