HMC767 reference divider, lock detect

Hi Marty,

I'm struggling a bit with the EVAL-HMC767LP6CE around the reference divider 'R' and the lock detect output.

In general, I find setting the R divider to 2 or anything other than 1 the charge pump output rails pushing the VCO to the lowest freq... I have even redesigned the loop filter for the appropriate phase detector comparison frequency. When I try to observe the reference divider output on the LD_SDO pin I only see an output when R=1 but setting it to other than 1 there is no output on the LD_SDO pin. I would like to work in integer mode with an R divider.

Putting that aside, in fractional mode, when I use a 10 MHz reference with R=1 I cannot get the lock detect to assert itself, even though the output looks to be locked. I have adjusted the loop filter accordingly.

As a side note, using the HMC PLL VCO Evaluation Software V3280 and selecting HMC767 fractional default register settings, register 07h looks different than what the Users Guide (140-00074-00 revA  PLLs WITH INTEGRATED VCO - MICROWAVE APPLICATIONS PRODUCT & OPERATING GUIDE - COVERS HITTITE PART NUMBER HMC767LP6CE, HMC769LP6CE, HMC778LP6CE) calls for default values. For example [10:3] calls for 12d but the tool programs it to 11d when default values are loaded.

  • Hi, 

    Let's work through each issue and see if we can get it to lock.

    1) I suspect that the reason the part rails when you change the R divider value is that you aren't "re-training" the LD window. Each time the R divider is changed you need to toggle REG 0x07[20]. Hopefully this will correct this problem. 

    2) Based on your ADISimPLL file you are simulating 9.37 GHz using a 10 MHz PFD frequency and you did correctly state that this will be fractional mode. Just be sure that your ADISimPLL was done using fractional mode or the in-band phase noise will be 2 to 3 dBc/Hz better than you will realize. 

    3) In your ADISimPLL file you did not enable lock detect (enable 'Digital Filter' under LD frame on the dialog box where you select the PLL chip). Use 'Edit' to edit the 'PLL configuration', ADISimPLL simulation and enable LD as mentioned above and when you get to the last dialog box be sure to check "Lock Detect Circuit" under "If you wish ADISimPLL to reset any parameters as if this were a new design check the items below", then click "Finish". Perhaps ADISimPLL is retaining info from a previous simulation that did lock; this should reset it. Could also create a completely new file. 

    4) Using ADISimPLL v5.00.03 my simulation shows that your it does not lock using this loop. 

    5) For an active loop typically would set the Icp Offset to use 'Source CP Offset' vs 'Sink' but this shouldn't impact LD. 

    EZ_082319_MR ADISimPLL v5.00.03.pll.txt
    qZ;�PLLWBDocHdrX515W3e674d3137e4b55.00.03|O`]
    ��sB��sB�@Hittite1HMC767HMC767�cA�?�user	MTI_10MHz�cA�cA
    AnalogDevicesideal@�@�חA
    ��sB��sB:�0�y5>��1z?/��@p�7�@@�@�sA@.@.�j�@custom�?@�@j�@CPA_PPFFBP11 zero, 3 poles�f�@�)�@���
    D�M@�s�н@��|��@�୾!��@�u�ɇA�?HMC767�@ط�	`��	;��SOx�?�?>@4@|��BH�z�A _��A\�@4@@�@j�@��@�?�?`s�@�?@�?�A:��)>fffffFl���C֔N>��C֔N>@0@@@X@p@�@�@�@���@33333�_�P�@0��h㈵��>�h㈵��>hUMu�>�h㈵��>,C��6�>hUMu�>���מY?�h㈵�?��9̗?,C��6
    ?J�8���?hUMu?C�8
    ?���מY?a2U0*�?�h㈵�?�q�@H?��9̗?���W�?,C��6?�y�Cn�?J�8���?����%?hUMu?����Mb ?C�8
    !?��+ٱ!?���מY"?�d#?a2U0*�#?�M���P$?�h㈵�$?8�*5{�%?�q�@H&?ƺ���&?��9̗'?V�F�?(?���W�(?�'�>�)?,C��6*?t^c���*?�y�Cn�+?���3.,?J�8���,?��H�}-?����%.? �J�.?hUMu/?X��j0?����Mb0?�7�0�0?C�8
    1?�R\U�]1?��+ٱ1?.n��2?���מY2?v�ꭁ�2?�d3?��1ZGU3?a2U0*�3?�x
    �3?�M���P4?Lۿ�Ҥ4?�h㈵�4?��_�L5?8�*5{�5?�N^�5?�q�@H6?#-��#�6?ƺ���6?jH�c�C7?��9̗7?�c#��7?V�F�?8?�~j�t�8?���W�8?A��h:;9?�'�>�9?����9?,C��6:?��?�Ŋ:?t^c���:?�m�2;?�y�Cn�;?_�Q�;?���3.<?�"��<?J�8���<?�=\r�)=?��H�}=?5Y���=?����%>?}t��gy>? �J�>?ď1w-!??hUMu??�x#��??X��j@?*��g\8@?����Mb@?�p>?�@?�7�0�@?q�&"�@?C�8
    A?�J�4A?�R\U�]A?�n��A?��+ٱA?\�����A?.n��B?5�l�/B?���מYB?���B��B?v�ꭁ�B?HP�s�B?�dC?���U+C?��1ZGUC?�kC�8C?a2U0*�C?3�f��C?�x
    �C?׆�q�&D?�M���PD?z�G�zD?Lۿ�ҤD?����D?@@�?�קA@@k�A����Mb`?0�h㈵��>�h㈵�?jUMu?�h㈵�?-C��6?iUMu?���מY"?�h㈵�$?��9̗'?-C��6*?K�8���,?iUMu/?D�8
    1?���מY2?b2U0*�3?�h㈵�4?��q�@H6?��9̗7?���W�8?-C��6:?�y�Cn�;?K�8���<?����%>?iUMu??����Mb@?D�8
    A?��+ٱA?���מYB?�dC?b2U0*�C?�M���PD?�h㈵�D?9�*5{�E?��q�@HF?Ⱥ���F?��9̗G?W�F�?H?���W�H?�'�>�I?.C��6J?u^c���J?�y�Cn�K?���3.L?L�8���L?��H�}M?����%N?"�J�N?jUMuO?Y��jP?����MbP?�7�0�P?D�8
    Q?�R\U�]Q?��+ٱQ?/n��R?���מYR?w�ꭁ�R?�dS?��1ZGUS?b2U0*�S?�x
    �S?�M���PT?Mۿ�ҤT?�h㈵�T?��_�LU?9�*5{�U?�N^�U?��q�@HV?$-��#�V?Ⱥ���V?lH�c�CW?��9̗W?�c#��W?W�F�?X?�~j�t�X?���W�X?B��h:;Y?�'�>�Y?����Y?-C��6Z?��?�ŊZ?u^c���Z?�m�2[?�y�Cn�[?`�Q�[?���3.\?�"��\?L�8���\?�=\r�)]?��H�}]?7Y���]?����%^?~t��gy^?"�J�^?Ə1w-!_?jUMu_?�x#��_?X��j`?+��g\8`?����Mb`?�p>?�`?�7�0�`?r�&"�`?D�8
    a?�J�4a?�R\U�]a?�n��a?��+ٱa?]�����a?/n��b?5�l�/b?���מYb?���B��b?w�ꭁ�b?IP�s�b?�dc?���U+c?��1ZGUc?�kC�8c?b2U0*�c?4�f��c?�x
    �c?؆�q�&d?�M���Pd?{�G�zd?Mۿ�Ҥd?����d?fffffFl�@:�0�yU>H�����z>@�O@����MbP?����Mbp?custom@�vH7Bd�@�@�a�@�@�חA�?
    AnalogDevicesHittite1userj�@�?PD Freq.�cA�̌?j�@�?0@HzODesign Freqs��sB�̌?.�A�?0PHzOMax Freqs��sB�̌?���A�?0PHzOMin Freqs��sB�̌?�חA�?0PHzORef Divider�?�̌?y@�?@OChannel Spc.�@�̌?j�@�?0@HzOModuluspA�̌?�?�?@OdisabledRef DoublerOdisabledenabledModulus2�̌?�?�?@O
    Ref Div (Ext)�?�̌?�?�?@O
    �?@@@@@@ @"@$@&@(@*@����A����A0��AP;��A�{4BD|B�t�B�B�RBt�B|��B�z�B�))B��XB
    G��Ԥ����F&����v�dǒA-D��C1��ޙ��w�A�F��υ�h��95��Vx���A�KF�ޗ�pcs&�yA"{��G[�"{��G;A�חAeͽAil"
    �������HMC767VCO�NTable
    Tuning Law�N
    Kv (ideal)2 pointDatasheet KvTablef(V0)�חA�̌?�חA�?0PHz�NF1H�z�A�̌?H�z�A�?0PHz�NF2|��B�̌?|��B�?0PHz�NKv�cA�̌?�cA�?0@Hz/V�NV1�̌?�?0@V�NV2@�̌?@�?0@V�N
    Input Cap.�-����=�̌?�-����=�?0@F�N
    Point / FloorPhase Noise8ONoneCorner / Floor
    Point / FloorLeeson
    Test Freq.�חA�̌?�חA�?0@Hz8ONoise Figure@�̌?@�?0@dB8OCorner Freq.j�@�̌?j�@�?0@Hz8OFlicker Corner�̌?�?0@Hz8OPN Floord��̌?d�@0@dBc/Hz8OPhase Noise]��̌?]�@0@dBc/Hz8O  at frequencyj�@�̌?j�@�?0@Hz8OResonator Power�̌?�?0@dBm8OLoaded Q>@�̌?I@�?0@8O
    HMC767*@���e��A�?�cA�חA@H�z�A|��B�-����=����A�?����A@0��A@P;��A@�{4B@D|B@�t�B@�B @�RB"@t�B$@|��B&@�z�B(@�))B*@��XBd�j�@]�j�@>@@�חA4&�kCL(ext)��&�.>�̌?��&�.>�?0@H�N	Divider N�?�̌?�?�?@�NTuning Band�NV0�̌?�?0@V�NDriver Current�̌?�?0@A�N�f�@�)�@���
    D�M@�s�н@��|��@�୾!��@�u�ɇA�?CPA_PPFFBP1�
    ComponentsSpecify:�NPhase MarginPole / Zero
    ComponentsLoop Bandwidth�s�н@�̌?j�@�?0@Hz�NPhase Margin���
    D�M@�̌?�F@�?0@deg�NPole (R3C4)��|��@�̌?p�@�?0@Hz�NPole (R2C3)�f�@�)�@�̌?8�|A�?0@Hz�NZero (~R2C2)�୾!��@�̌?�r@�?0@Hz�NPole (R1C1)�u�ɇA�̌?8��A�?0@Hz�NQ�?�̌?�?�?@�NC1pR����">�̌?:�0�yE>�?0@F�NC2����ư>�̌?H�����z>�?0@F�NC3:�0�yE>�̌?H�����z>�?0@F�NR1�f@�̌?�f@�?0\@�NR2�b@�̌?@�@�?0T@�NR3>@�̌?>@�?0\@�NidealOp Amp�PidealcustomAD820AD822AD824AD711AD712AD713AD797AD8510AD8512AD8513AD8610ADA4625OP162OP184OP284OP484OP249OP27AD8605AD8651AD8065
    Voltage Noise�̌?�?0@V/Hz�P
    Current Noise�̌?�?0@A/Hz�POffset Voltage�̌?�?0@V�POffset Current�̌?�?0@A�PBias Current�̌?�?0@A�PV Max.@�̌?.@�?0 @V�PV Min.��̌?.��?0 @V�P
    1/f Corner�̌?�?0 AHz�P
    1/f Corner�̌?�?0 AHz�PAv�?�̌?�?�?@R4@�@�̌?@�@�?0@@L1����MbP?�̌?����MbP?�?0@HC4��w$��>�̌?H�����z>�?0@F�NR1a@�@�̌?@�@�?0@@R20@�@�̌?@�@�?0@R21��@�̌?��@�?0@C20:�0�yE>�̌?:�0�yE>�?0@Vcc@�̌?@�?0@VV diode333333�?�̌?333333�?�?0@V@
    Hittite1;��@��HMC767Chip�NHMC764HMC765HMC783HMC807HMC767HMC769HMC778NormalMode�NNormalPrescaler P�?�̌?�?�?`@�N
    Min ctgs div.�?�̌?�?�?`@�NCounter Bits>@�̌?>@�?`@�N	Min value4@�̌?4@�? @�N	Max Freq.|��B�̌?|��B�?0 @Hz�N	Min Freq.H�z�A�̌?H�z�A�?0 @Hz�NMax PS Out Freq _��A�̌? _��A�?0`@Hz�NRset\�@�̌?@�@�?0@�NVx4@�̌?4@�?0 @V�NR0�̌?�?0@�NRset Min@�@�̌?@�@�?0@�NRset Maxj�@�̌?j�@�?0@�NRset Nom��@�̌?��@�?0@�NCounter Bits@@�̌?@@�?`@�N	Min value�?�̌?�?�? @�N	Max Freq.�קA�̌?�קA�?0 @Hz�N	Min Freq.�̌?�?0 @Hz�NCharge PumpPhase Detector�NCharge PumpnegativePolarity�NpositivenegativeVp@�̌?@�?0 @V�NVmin�̌?�?0 @V�NVmax@�̌?@�?0 @V�N	Max Freq.k�A�̌?k�A�?0 @Hz�NPN FloorfffffFl��̌? k�@0@dBc/Hz�N
    CP Current����Mb`?�̌?�h㈵��>�?8@A�N�h㈵��>�h㈵�?jUMu?�h㈵�?-C��6?iUMu?���מY"?�h㈵�$?��9̗'?-C��6*?K�8���,?iUMu/?D�8
    1?���מY2?b2U0*�3?�h㈵�4?��q�@H6?��9̗7?���W�8?-C��6:?�y�Cn�;?K�8���<?����%>?iUMu??����Mb@?D�8
    A?��+ٱA?���מYB?�dC?b2U0*�C?�M���PD?�h㈵�D?9�*5{�E?��q�@HF?Ⱥ���F?��9̗G?W�F�?H?���W�H?�'�>�I?.C��6J?u^c���J?�y�Cn�K?���3.L?L�8���L?��H�}M?����%N?"�J�N?jUMuO?Y��jP?����MbP?�7�0�P?D�8
    Q?�R\U�]Q?��+ٱQ?/n��R?���מYR?w�ꭁ�R?�dS?��1ZGUS?b2U0*�S?�x
    �S?�M���PT?Mۿ�ҤT?�h㈵�T?��_�LU?9�*5{�U?�N^�U?��q�@HV?$-��#�V?Ⱥ���V?lH�c�CW?��9̗W?�c#��W?W�F�?X?�~j�t�X?���W�X?B��h:;Y?�'�>�Y?����Y?-C��6Z?��?�ŊZ?u^c���Z?�m�2[?�y�Cn�[?`�Q�[?���3.\?�"��\?L�8���\?�=\r�)]?��H�}]?7Y���]?����%^?~t��gy^?"�J�^?Ə1w-!_?jUMu_?�x#��_?X��j`?+��g\8`?����Mb`?�p>?�`?�7�0�`?r�&"�`?D�8
    a?�J�4a?�R\U�]a?�n��a?��+ٱa?]�����a?/n��b?5�l�/b?���מYb?���B��b?w�ꭁ�b?IP�s�b?�dc?���U+c?��1ZGUc?�kC�8c?b2U0*�c?4�f��c?�x
    �c?؆�q�&d?�M���Pd?{�G�zd?Mۿ�Ҥd?����d?Leakage�̌?�?0@A�NDig. FilterLock Detect�NNoneAnalogueAnalogue ODAn. OD PtypeDig. FilterVlow�̌?�?0@V�NVhigh@�̌?�?0@V�NT Pass��C֔N>�̌?��C֔N>�?0@s�NN Pass@�̌?@�?	 @�N@@@X@p@�@�@�@���@T Fail��C֔N>�̌?I�����Z>�?0@s�NNoneSpeedup Mode�NNoneRef CounterTimeout�NRef Counter	Ext Timer
    Ref Intervals�O@�̌?�O@�?@�NTimeout Period����MbP?�̌?����MbP?�?0 @s�NFastlock Icp����Mbp?�̌?����Mbp?�?0@A�NCharge Txfr�̌?�?0�@C�NIcp Timeout@P@�̌?@P@�?@�NStep Cycles�?�̌?�?�?@�N	SW1/2 Res�̌?�?0@�NSW3 Res�̌?�?0@�NSw. TimeoutR@�̌?R@�?@�N
    Noise Mode�NOFFCSR�NCSPOFFONFracN Spur Base�F��̌?�F��?0 @dBc�NAB Pulse�A:��)>�̌?�A:��)>�?0 @s�N
    IBS (in band)�̌?�F��?0`@dBc�NFixed PS@�̌?@�? @�N	SDM Order@�̌?@�?C @�N1/f PN@10kHz33333�_��̌?^��?0 @dBc/Hz�N	Rset Inom�̌?����MbP?�?0 @�N�?��C֔N>�k@"Frac B
    FracN Mode�NFrac AFrac BOFFHiK Mode�NOFFONP�@I Offset�̌?�?8
    @A�N��h㈵��>�h㈵��>hUMu�>�h㈵��>,C��6�>hUMu�>���מY?�h㈵�?��9̗?,C��6
    ?J�8���?hUMu?C�8
    ?���מY?a2U0*�?�h㈵�?�q�@H?��9̗?���W�?,C��6?�y�Cn�?J�8���?����%?hUMu?����Mb ?C�8
    !?��+ٱ!?���מY"?�d#?a2U0*�#?�M���P$?�h㈵�$?8�*5{�%?�q�@H&?ƺ���&?��9̗'?V�F�?(?���W�(?�'�>�)?,C��6*?t^c���*?�y�Cn�+?���3.,?J�8���,?��H�}-?����%.? �J�.?hUMu/?X��j0?����Mb0?�7�0�0?C�8
    1?�R\U�]1?��+ٱ1?.n��2?���מY2?v�ꭁ�2?�d3?��1ZGU3?a2U0*�3?�x
    �3?�M���P4?Lۿ�Ҥ4?�h㈵�4?��_�L5?8�*5{�5?�N^�5?�q�@H6?#-��#�6?ƺ���6?jH�c�C7?��9̗7?�c#��7?V�F�?8?�~j�t�8?���W�8?A��h:;9?�'�>�9?����9?,C��6:?��?�Ŋ:?t^c���:?�m�2;?�y�Cn�;?_�Q�;?���3.<?�"��<?J�8���<?�=\r�)=?��H�}=?5Y���=?����%>?}t��gy>? �J�>?ď1w-!??hUMu??�x#��??X��j@?*��g\8@?����Mb@?�p>?�@?�7�0�@?q�&"�@?C�8
    A?�J�4A?�R\U�]A?�n��A?��+ٱA?\�����A?.n��B?5�l�/B?���מYB?���B��B?v�ꭁ�B?HP�s�B?�dC?���U+C?��1ZGUC?�kC�8C?a2U0*�C?3�f��C?�x
    �C?׆�q�&D?�M���PD?z�G�zD?Lۿ�ҤD?����D?OFF
    Offset Dir�NOFFSourceSinkI sink�̌?�?0`@A�NR Load�̌?�?0`@�Nuser���	MTI_10MHz	Reference�N	Reference	Frequencys�cA�̌?�cA�?0PHz�NTablePhase Noise8ONoneCorner / Floor
    Point / FloorLeesonTable
    Test Freq.�cA�̌?�cA�?0@Hz8ONoise Figure@�̌?@�?0@dB8OCorner Freq.@�@�̌?@�@�?0@Hz8OFlicker Corner�̌?�?0@Hz8OPN Floor�b��̌?�b�@0@dBc/Hz8OPhase Noise@`��̌?@`�@0@dBc/Hz8O  at frequency@�@�̌?@�@�?0@Hz8OResonator Power�̌?�?0@dBm8OLoaded Q@�@�̌?@�@�?0@8O$@�V�Y@�\�@�@�`���@ b�j�@�b���.A�b���>A�b�`�FA�b���NA�b��SA�b�DDSMin Freq@�@ A$@�?0@HzOMax Freq�חA A��.A�?0@HzOPts per Decade$@�̌?$@�?@OAnalysis ats��sB�̌?�חA��@0SHzO��sB��sB&���$�?�חA@�@3PhaseNoiseMasks� VCO Band Sel;O
    @Start Frequency�̌?�חA�?0PHz.O	Frequency��sB�̌?���A�?0PHz.O
    Max Time Step:�0�y5>�̌?�?�?0@s.O	Stop Time��1z?�̌?{�G�z�?�?0@s.OPower OnType.OPower On
    Modulation FSK
    Modulation6OFSKDeviation (p-p)cp�7�@�̌?Y@���@0PHz6O	Data Rate��@�̌?@�@�?0PHz6ORamp DevcY@�̌?Y@�?0PHz6O	Ramp TimeY@�̌?Y@�?0@s6OMod. PeriodY@�̌?Y@�?0@s6O
    Mod. Freq.cY@�̌?Y@�?0PHz6OCLK1@�̌?@�?@6OCLK2 @�̌? @�?@6ON steps`@�̌?`@�?@6ODEV�@�̌?�@�?@6O VCO Autocal.7O
    Max Freq step�̌?�?0@Hz7OBSC Div�?�̌?�?�?@7O
    DEV_OFFSET @�̌? @�?@6OCLK2�F@�̌?�F@�?@6ODEV�@�̌?�@�?@6O
    DEV_OFFSET"@�̌?"@�?@6ON steps@�̌?@�?@6ORamp DevcY@�̌?Y@�?0PHz6O"disable
    Ramp Delay6Odisableenable"FpdClock Source6OFpdCLK1Delay Start WordY@�̌?Y@�?A6ODelay�̌?�?0@s6O"disableTriangle Delay6Odisableenable"disableEnable Fastlock6Odisableenable"disableRamp FSK6OdisableenableDEV�@�̌?�@�?@6O
    DEV_OFFSET"@�̌?"@�?@6O	DeviationcY@�̌?Y@�?0PHz6OPhase Value�@�̌?�@�?@6OPhase Deviation�V@�̌?�V@�?0@deg6OTimeout�?�̌?�?�?@7O
    SL Timeout�?�̌?�?�?@7OALC Timeout�?�̌?�?�?@7O"OFF
    Ramp Analysis9OOFFON
      Ramp No.@�̌?@�?A9O  Skip Start@�̌?@�?A9O
      Skip End�̌?�?A9O VCO Band Sel;O100, 1k, 10k, 100k, 1M@�@�@
    �-���?�sA@�@��@�r@��@j�@L�@j�@L�@@�@$@$@�?@�Y@ѥ�n��K�p�c�?�\��^G�	�K�,#���U�6��O<\�I'��/�k����@�@�@*u��2�R��`1�,X��GSD�R����rwW��a��W����f����@���@�
    /@U��z���W���� �U�i=��aX�h]b��_W�tV��}�a����@�j�@q���5�\��]޶�\��',��`�Z_jT0�`���1`�ߎ�lIKa����@���.A�B�0�`���7�t�`��b%��h���@�h���D���e���9�bpd����@
    custom	Prescaler�PDivide N@�̌?@�?@�PCorner@�@�̌?@�@�?0@Hz�P
    1/f Corner�̌?�?0@Hz�P1/f exponent�?�̌?�?�?@�PPN Floord��̌?d��?0@dBc/Hz�PPN Level�a��̌?�a��?0@dBc/Hz�P
    Meas Freq Out�חA�̌?�חA�?0@Hz�P   at @�@�̌?@�@�?0@Hz�PAuxiliary Outputs�P"DisableOutput�PDisableEnable"VCOSource�PVCODivider	Divider N@�̌?@�?@�P"DisableDivide by 2�PDisableEnable	Frequency@�@�̌?@�@�?0@Hz�P
    Select Output�Pcustom
    Offset Osc�N	Frequencys�cA�̌?�cA�?0PHz�NNonePhase Noise8ONoneCorner / Floor
    Point / FloorLeeson
    Test Freq.�cA�̌?�חA�?0@Hz8ONoise Figure@�̌?@�?0@dB8OCorner Freq.@�@�̌?j�@�?0@Hz8OFlicker Corner�̌?�?0@Hz8OPN Floor@e��̌? f�@0@dBc/Hz8OPhase Noise@`��̌?Y�@0@dBc/Hz8O  at frequency@�@�̌?��@�?0@Hz8OResonator Power�̌?�?0@dBm8OLoaded Q@�@�̌?I@�?0@8ODDS	LBW Start@�@ A@�@�?0PHz:OLBW Stopj�@ Aj�@�?0PHz:OPts per decade4@�̌?4@�?@:OqZ;�PLLWBDocFmt8131ac8137b69fb4522
    Components�P�|���$���System.Prescaler.PhaseNoisePrescaler Phase Noised|����$���System.Reference.PhaseNoiseRef Phase Noise@���������System.VCO.TuningSensitivityVCO Kv vs Volts�����@����System.VCO.TuningLawVCO Freq vs Voltsd���������System.VCO.PhaseNoiseVCO Phase Noise
    FreqDomain�P�����l����$System.FreqDomain.ModulationResponseFM Response��������� System.FreqDomain.ReferenceSpursReference Spurs��������"System.FreqDomain.OutputPhaseNoiseOutput Phase Noise�l����System.FreqDomain.RefToOutputClosed Loop Gain�����System.FreqDomain.LoopGainOpen Loop Gain and Phase
    TimeDomain�PR����@v���System.TimeDomain.RampAnalysis ���������"System.TimeDomain.LockDetectOutputLock Detect Output ���������"System.TimeDomain.OutputPhaseErrorOutput Phase Error���� $���%System.TimeDomain.PhaseDetectorOutputPhase Detector Output���� ���� System.TimeDomain.FrequencyError|Freq Error|���� ����#System.TimeDomain.TransientResponse	Frequency	Schematic�P8HMC767CPA_PPFFBP1
    DigLockDetect	ReferenceAuxd�Pp���@����!System.FreqDomain.AuxOPPhaseNoiseOutput Phase NoiseJitterSweepf�Pd���������System.Sweep.JitterAnalysisd���������System.Sweep.JitterIntegrated Jitter
    Offset Osce�P�8���|���-System.FreqDomain.OffsetOscModulationResponseOffset Osc Modulation response8����|���%System.FreqDomain.OffsetOscPhaseNoiseOffset Osc Phase NoiseqZ;�PLLWBDocFtr38392e6b13fe068a9d6

     6) REG 0x07[10:3] = 12d 

    I attached my ADISimPLL file but you'll need to rename to *.pll instead of *.pll.txt

    Best Regards,

    Marty