The feedback is sampled during the Flyback period (low-side FET off) and is delayed enough to insure that ringing on the primary-side voltage during the initial portion of the Flyback period does not influence the regulated voltage as shown in the diagram below: