Some details I can't seem to find out about the ADM1270.
Is the P fet driven linearly or not? Its not super clear in the datasheet how current limiting is accomplished.
What should be done with the RPFG pin if not used?
Also, am I missing something, or why is the SOA plot in the design tool hard coded?