To find the phase margin in the circuit, I ran LTspice FRA simulation.
I used component values of power stage and compensation network in Loop Compensation Example in the datasheet.
But, I got the simulation below
Please teach me what was the cause of the problem?
I also attached simulation file.