• State Verified Answer
  • Replies 2 replies
  • Subscribers 43 subscribers
  • Views 720 views
  • Users 0 members are here
Options
Related

ADP7182 EN pin

itwig
on Sep 4, 2017

Hi,

I'm using ADP7182ACPZ,  and driving the EN pin using the bellow schematic. For some reason when Q201 is open, I get 0.45V at EN pin. What is the the input impedance of the EN pin?

Thanks,

Ido 

  • 0
    •  Analog Employees 
    on Sep 6, 2017 7:50 AM

    Hi,

    The ADP7182 works fine based on your setup above. I am getting a 3.29V at the EN pin when the FET is fully turned off which is enough to ENABLE the ADP7182.

    I think the gate bias voltage applied to the FET causes the 0.45V undesirable voltage. Make sure that the FET is fully turned off (you can try VGS= 0V or lower, down to -8V). Also, avoid floating the gate pin to prevent erratic conditions.

    Regards,

    Errgy

  • 0
    •  Analog Employees 
    on Aug 2, 2018 3:56 PM
    This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin