Post Go back to editing

[LT8631] - Simulation behavior due current step


1. The context:

I'm simulating a LT8631, which comes as an example in LTspice.

2. The problem:

It works fine with an R load or even a current load, but I've seen a problem with the current step.

2.1 My circuit:

In the simulation, if the Rload connection takes more than 10 ms to happen, it looks like the chip has been shut down and it takes some time to connect again. Vout is off.

At first, I thought it was a di/dt problem. Eventually, the load was too much or too fast. But this happens even with light loads.

3. The question: 

Is there a problem with the simulation? Or this will happen in the circuit.


Pedro Neves

Parents Reply Children
No Data