Article In MAX20034 will there be any problem due to duty cycle overlap?

When there is  duty cycle ovelap, the input capacitor  RMS current increases and frequency of the input ripple current will be same as swtiching frequency. The advantage of interleaving is lost.

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.