Article Power Good Delay

Question

According data sheetTime delay from power-goodcondition to the release of PG is 5mS.According my measurement it is 168mS.It is not bad for my application, but why it is more mutch?





Answer

“The typical PG delay when the buck is in PWM mode is 5 ms. When the part is inPSM mode, the PG delay is load dependent because the internal clock is disabledto reduce quiescent current during the sleep stage. PG delay varies fromhundreds of microseconds at 10 mA, up to seconds at current loads of less than10 ?A.”




Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.