What is the maximum CLK rate of the TMC5160, and what clock specs are required to achieve this max frequency?
The TMC5160A can work with up to 18MHz clock frequency.
/msdyn_blobfile/$value)
With an external clock, it is most important to satisfy >16 ns low and high time, as the clock input implements a filter to filter out false triggering with unclean slopes. This does not exactly mean, that 50% duty cycle is needed, but unclean clock signals and asymmetric duty cycles due to board layout or slow slopes on the clock line must be avoided.
This being said, there is no advantage going beyond 16MHz. >16MHz will increase power dissipation as the digital logic switches at the higher frequency.
With an external clock, it is most important to satisfy >16 ns low and high time, as the clock input implements a filter to filter out false triggering with unclean slopes. This does not exactly mean, that 50% duty cycle is needed, but unclean clock signals and asymmetric duty cycles due to board layout or slow slopes on the clock line must be avoided.
This being said, there is no advantage going beyond 16MHz. >16MHz will increase power dissipation as the digital logic switches at the higher frequency.