Post Go back to editing

A question about MAX96706

Category: Hardware
Product Number: MAX96706

Approximately how many pF of capacitive load can be allowed on the DOUT_ outputs?
DOUT_ is connected to the other board through a connector and a cable. It's 80MHz and IOVDD=1.8V, but I can't get the data at the receiving end because of waveform rounding like sine-wave. (PCLKOUT is not rounding.)
Is it better to insert a buffer like a 74xx Logic IC just before the cable?

Parents
  • Hello Asanuma,

    sorry for late reply, if you were not contacted before. 

    If you see the digital signal is not square anymore, bu rounded like sinus, that means attenuation of the signal is high.
    That is, capacitive loading is high. 

     An enough-high-speed buffer can help here indeed. 

    Interesting is your PCLKOUT is not rounded. It should have better layout characteristic (i.e. lower capacitance traces).
    Or is it not going into the other board? 

  • Thank you for your advice. I think PCLK only repeats H/L regularly, so it may not be affected by capacitive load. I will check if it works using high speed buffer.

Reply Children
No Data