If a SRAM parity error is detected a bus error will be generated. Even if parity error is detected when writing a byte or halfword, the write operation is completed and parity bits will be updated according to the new data. It is responsibility of the user to manage the parity error in the bus fault interrupt routine.