Products Mentioned

AD3552R Recommended for New Designs
The AD3552R is a low drift, ultra-fast, 16-bit accuracy, current output digital-to-analog converter (DAC) that can be configured in multiple voltage span...
Datasheet
AD3552R on Analog.com

Associated Drivers

  • State Not Answered
  • Replies 5 replies
  • Subscribers 44 subscribers
  • Views 88 views
  • Users 0 members are here
Options
 
Related Content

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
		
	
	
		

		
NO_OS Example for CN0585 using AD3552r driver

    
		

			

									
					    Steven425
					
							


			
				
									
											
			
			
				
    
			
			
			    	
			                    
                
				                on May 8, 2025 
				
			
			
		
    
		
     
				
		
    
		    		    
		    
		    		      		            		        
    Category: Software
    
    		        		            		    
    Product Number:  CN0585 
    
    		        		    		    	
			
    I'm having an issue using the no_os AD3552r example for the CN0585 design since there is no no_os project for CN0585. I get an error that the AD3552r is failing the scratch pad test. I ported the AD3552r_fmcz project for the CN0585 by updating the following base addresses and copying the CN0585 HDL xsa file into the project. Note this is just for the first AD3552r of the two for now. Any idea why my implementation wouldn't be talking to the AD3552r?
    

    #define TX_CORE_BASEADDR XPAR_AXI_AD35XXR_0_BASEADDR
    #define TX_DMA_BASEADDR XPAR_AXI_DAC_0_DMA_BASEADDR
    #define TX_CLKGEN_BASEADDR XPAR_AXI_CLKGEN_BASEADDR
    

    I'm also unsure how the GPIO bank indexes in the no_os driver relate to the zync pin numbers so I can update the reset and LDAC GPIO offsets accordingly. 
    
									
			        
		
    

				
						
        

    
    Tags: 
                                            
                 software
                
                                                    
                 CN0585
                
                                                    
                 High Speed D/A Converters =30MSPS
                
                                                    
                 no-os
                
                                                    
                 Fast Precision D/A Converters
                
                                
            
    
    
    

		
    
			
						
									
									
						
						
			
			
			
			
		
    

        
        

					
    
			
    


    
















    
	
    
	
    
					



			








	
	
	
	



Parents
	
      
	

    • 
	
      



	
		
	
	



      
	
      
		
      
							
					
      
		
      
			
													0
							
			
				
									
							        
			
			
			
      •  Analog Employees  
      
            
						
                            
            
            				
            
                on May 9, 2025 8:04 AM
            

            
					
      
	
      

		
		
      
					
      Hello,
      

      

      I'll try to cover the HDL side of your question.
      

      

      

      1) Can you give us more details about how exactly did you port the HDL design? What did you modify?
      

      

      2) Regarding the GPIO offset, check here, in the "GPIOs" subsection. The Zynq offset in no-os is +54.
      

      

      Regards,
      

      Stanca
      
			
      

		
			
	      

		
		
	
      
	
      
		
      
			
		
      
	
      
	
      
		
						
						
				
						
				
				
		
		
      
			
		
      
	
      

      

      • 

	

    • 
	
      



	
		
	
	



      
	
      
		
      
							
					
      
		
      
			
													0
							
			
				
									
							        
			
			
			
        
            
						
                            
            
            				
            
                on May 9, 2025 5:57 PM
            

            
												
						in reply to Stanca
					
									
        
	
        

		
		
        
					
        I modified "parameters.h" to update the appropriate RESET, LDAC and ALERT pins for the CN0585 design based on that offset table you sent me. Also updated the base addresses as I mentioned in the original post. Updated common_data.c with the updated GPIO macros. Removed unnecessary LED functionality from ax_qspi_example.c. 
        

        I did get this hardware setup working with the iio_oscilloscope after getting the linux build and boot files loaded correctly for CN0585. Confirmed DACs are working.
        
			
        

		
			
	      

		
		
	
        
	
        
		
        
			
		
        
	
        
	
        
		
						
						
				
						
				
				
		
		
        
			
		
        
	
        

        

        • 

	
      



Reply

        


      • 
	
        



	
		
	
	



        
	
        
		
        
							
					
        
		
        
			
													0
							
			
				
									
							        
			
			
			
          
            
						
                            
            
            				
            
                on May 9, 2025 5:57 PM
            

            
												
						in reply to Stanca
					
									
          
	
          

		
		
          
					
          I modified "parameters.h" to update the appropriate RESET, LDAC and ALERT pins for the CN0585 design based on that offset table you sent me. Also updated the base addresses as I mentioned in the original post. Updated common_data.c with the updated GPIO macros. Removed unnecessary LED functionality from ax_qspi_example.c. 
          

          I did get this hardware setup working with the iio_oscilloscope after getting the linux build and boot files loaded correctly for CN0585. Confirmed DACs are working.
          
			
          

		
			
	      

		
		
	
          
	
          
		
          
			
		
          
	
          
	
          
		
						
						
				
						
				
				
		
		
          
			
		
          
	
          

          

          • 


        


Children
	
        No Data