Post Go back to editing

no_OS ADRV9008-2 DMA_EXAMPLE not working

I'm trying to make the sample project ADRV9009 with DMA_EXAMPLE but it doesn't work.

I'm using these boards:

- EVAL-TPG-ZYNQ3 equivalent to ZC706 Xilinx

- ADRV9008-2 W/PCBZ from Analog Devices

I've used the FPGA project in "hdl/projects/adrv9009/zc706" and the firmware project in "no-OS/projects/adrv9009" with "DMA_EXAMPLE" defined.

I can't see neither a RF signal output nor the "DMA_EXAMPLE: address=0x7f170 samples=65536 channels=4 bits=16" on the serial output.

In the console output I see the following messages:

Hello
tx_clkgen: MMCM-PLL locked (61440000 Hz)
rx_os_clkgen: MMCM-PLL locked (61440000 Hz)
tx_adxcvr: OK (2457600 kHz)
rx_os_adxcvr: OK (2457600 kHz)
talise: Device Revision 192, Firmware 6.2.1, API 3.6.2.1
talise: Calibrations completed successfully
tx_jesd status:
Link is enabled
Measured Link Clock: 61.440 MHz
Reported Link Clock: 61.440 MHz
Lane rate: 2457.600 MHz
Lane rate / 40: 61.440 MHz
LMFC rate: 3.840 MHz
SYNC~: deasserted
Link status: DATA
SYSREF captured: Yes
SYSREF alignment error: No
rx_os_jesd status:
Link is enabled
Measured Link Clock: 61.440 MHz
Reported Link Clock: 61.440 MHz
Lane rate: 2457.600 MHz
Lane rate / 40: 61.440 MHz
LMFC rate: 3.840 MHz
Link status: DATA
SYSREF captured: Yes
SYSREF alignment error: No
tx_dac: Successfully initialized (122882080 Hz)

Any suggestion in order to try to find a solution to this issue?

Thank you

Maurizio Sonzogni

Top Replies

Parents Reply Children