Post Go back to editing

ADIS16203 : relation between sampled data updation and read operation

Thread Summary

The user inquires about the timing of read operations and data updates in the ADIS16203 ADC. The final answer confirms that once a read command is issued, the data is locked in the shift register and will not be updated until the next 16-bit SPI communication sequence, ensuring the user reads the data available at the time of the request. The delay from sending the read command to copying data to the output register is not specified.
AI Generated Content

Hello,

I'd like to confirm the relation between sampled data(filtered data) updation and read operation (from INCL_OUT register).
I understand that the ADC of ADIS16203 runs continuously and it is independent from SPI accessing.

Please see attached file.
This is my understanding about the timing of read operation and converted data updation. (It may have some mis-understand points)

The "CASE 1" is indicating normal case. The data updation is completed before read operation and the updation does not occur in the read sequence.
"CASE 2" is indicating that the data updation is occuring between sending read comnad and the reading data.
In "CASE 2", I think I will get previous data before this read operation.
If I need the sampled data of "CASE 2", I need one more read operation.

Q1. Does it true the above understanding about "CASE 2" ?
Q2. How much the delay from sending read command to copying data to output register ?

Best regards,
ysuzuki

ADConversionandReadtiming.pdf
  • Thank you for your post.  I believe that once you request the contents of a register, it will load into the shift register, which will "lock that data in" until the next 16-bit SPI communication sequence.  So, no matter what sampling takes place between requesting (first 16-bit segment) and receiving (second 16-bit segment), you will have the data that was available at the time of the request.  I hope that helps.

    : would you correct me if I am wrong about this?  I suspect that this will be the same for the majority of the products that use the same embedded processor core.