Why do  interrupts  in the interrupt_source_1 register assert even if they are not enabled via the corresponding interrupt mask register?

I have observed that the interrupt_source_1 interrupts assert (in the source register, not on the hardware interrupt line) when ever an interrupt condition occurs even though they are not enabled in the corresponding interrupt_mask_1 register? Why is this?

Parents Reply Children
No Data