Post Go back to editing

AD9467+Zedboard Matlab Sampling rate and trigger signal

Thread Summary

The user is using the AD9467-FMC-250EBZ with a Zedboard running a Linux OS and wants to change the sampling rate and add a trigger signal. The solution involves configuring the AD9517 clock generator via the IIO device 'ad9517'. The Linux setup uses the same HDL design as the ZED HDL Reference Design.
AI Generated Content

Hallo,

I am using the AD9467-FMC-250EBZ with a Zedboard. The Zedboard run with a Linux OS from the Zynq & Altera SoC Quick Start Guide. I  aquire the data with matlab and used the IIO System Object guide to set it up. It works, but how can i change the Sampling rate in the matlabscript?

I want to record the data from a mesure system, who wait for a trigger signal to send a THz pulse and recive the returning signal. The trigger should have a duration of approx 0.2 micro seconds. To send a trigger signal and record data with the AD9467, i think i have to modify the hdl and the driver, to add a Pmod output during data record. My second Question is: how do i modify the hdl and maby the AD9467 driver of the Linux distribution?

I saw the ZED HDL Reference Design on AD9467 default FMC Card / Xilinx Reference Design [Analog Devices Wiki] , but is this the same as in the Linux distribution? And where can i update it?

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.