Post Go back to editing

QEC INIT

Thread Summary

The user needed to disable TX_QEC_INIT in the AD9371 driver and encountered errors due to incorrect clock settings. The solution involved modifying the device tree to use a VCO divider of 1 (instead of 1.5) and ensuring the VCO frequency did not exceed 9.216 GHz. The final configuration included setting adi,clocks-clk-pll-vco-div to 1 and adi,clocks-clk-pll-vco-freq_khz to 9600000, while maintaining the device clock at 80000 kHz.
AI Generated Content

hello i need to disable TX_QEC_init i dont understand how to do it?

in ug-992 Rev. B | Page 73 i see TX_QEC_INIT it turns out it is disabled by default in git repo r2019_2?

uint32_t initCalMask = TX_BB_FILTER | ADC_TUNER | TIA_3DB_CORNER | DC_OFFSET | TX_ATTENUATION_DELAY | RX_GAIN_DELAY | FLASH_CAL | PATH_DELAY | TX_LO_LEAKAGE_INTERNAL | TX_QEC_INIT | LOOPBACK_RX_LO_DELAY | LOOPBACK_RX_RX_QEC_INIT | RX_LO_DELAY | RX_QEC_INIT; 

original question ez.analog.com/.../changing-the-vcxo-80-mhz-ad9375

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.