FPGA. I wonder if setting a 2.5V voltage for the SCL, SDA signals in port 1
would work or if it would produce overcurrents somewhere.
This configuration will not damage any parts on the bus. As long as the VIL is
compatible with your output, you can do it. The pull-ups would simply be
referenced to the 2.5V supply.