Answer:
The PLL approximately needs 1025 fPLLIN cycles to stabilize.
For example, with fPLLIN = 500kHz, the PLL would take about 2ms to stabilize - but 1025 clock cycles would be a more accurate approximation.
Unfortunately, this parameter is not tested nor guaranteed in the Electrical characteristics table in the datasheet, therefore ADI does not offer min/max limits.