ADDx, CX/TP, I2CSEL, SD, HIM and BWS pins are latched after leaving the Power-Down Mode. Then the voltage level at the pins will not effect the corresponding functions of the pins. However, the MS and LCCEN pins are not latched when leaving the Power-Down Mode. During normal operation, voltage changes at the MS and LCCEN pins will result in functional changes of the chip.