Is it possible to interface either SER or DES with FPGA rather than traditional SoC?

Yes, as long as long as appropriate PHY interface is used and configured appropriately. FPGAs use a non-continuous clock so bitfield MIPI_NONCONTCLK_EN must be set appropriately.