Bus Enable on ADG chips

What voltage do the BE bus enable (active low) pins need to be set to when not active low?

The SEL pin is specified what voltage it needs but not this pin. I've looked across data sheets on multiple level translators to try and figure this out.