ADuM3480/ADuM3481: how to use

I would use ADuM3480 and ADuM3481 to interface an FPGA (Xilinx Spartan 6) with a test board and our ASIC (under test) outputs.

The I/O lines from/to the FPGA includes, in example, two SPI channels (the first one to the test board devices, the second one to the ASIC), ASIC 5V CMOS digital outputs (input for the FPGA), etc.

The ASIC domain is a 5V (D5V_pcb) voltage domain with gnd_pcb ground.

The test board has two different domains: 3.3V (D3V3_pcb) and 5V (D5V_pcb) with a common ground reference gnd_pcb.

The FPGA domain is a 3.3V (D3V3_iso) with a separated ground reference gnd_fpga.

For both the devices ADuM3480 and ADuM3481, the following supplies configuration are required:

- VDD1 = 3.3V (D3V3_iso) GND1 = gnd_fpga (0V), VDD2 = 5V (D5V_pcb) GND2 = gnd_pcb (0V)

- VDD1 = 3.3V (D3V3_iso) GND1 = gnd_fpga (0V), VDD2 = 3.3V (D3V3_pcb) GND2 = gnd_pcb (0V)

- VDD1 = 5V (D5V_pcb) GND1 = gnd_pcb (0V), VDD2 = 3.3V (D3V3_iso) GND2 = gnd_fpga (0V)

Are the configuration above possible? Please confirm.

Any constraint about the VDD1 and VDD2 timing? Can VDD1 ramp-up before VDD2 and viceversa independently from the VDD1 and VDD2 values?

CTRL1 and CTRL2 set the default value for side 1 and side 2 respectively.

If VDD1 and VDD2 are 0V (at the start-up) the outputs of both sides are 0V.

If VDD1 is present and VDD2 = 0V the output at side 1 are at selected value (CTRL1) independently from the the indputs at side 2. Correct?

If VDD2 is present and VDD1 = 0V the output at side 2 are at selected value (CTRL2) independently from the the indputs at side 1. Correct?

If both the sides are powered, the outputs at side 1 reply the logic state at the corresponding inputs at side 2 and the outputs at side 2 reply the logic state at the corresponding inputs at side 1. Correct?

Does the logic state at the output terminals reply the logic state at the corresponding input terminals also in the case of static inputs?

Many thanks,

Matteo

Parents
  • 0
    •  Analog Employees 
    on Mar 16, 2016 5:48 AM over 5 years ago

    Hi Matteo:

    1. All the three power supply conbination is OK for ADuM3480 and ADuM3481.

    2. There is no constrain on the timing of VDD1 and VDD2 because CTRL1 and CTRL2 pin could determine the output status before power supply is ready. There is a delay time after which output will follow input since power supply is ready. this delay time is 1.7uS typically.

    3. CTRL1 determin side1 output default when VDD2 is absence. while CTRL2 determin side2 output.

    4. When VDD1 and VDD2 are both ready, output logic will follow input logic under both static and data transmition.

Reply
  • 0
    •  Analog Employees 
    on Mar 16, 2016 5:48 AM over 5 years ago

    Hi Matteo:

    1. All the three power supply conbination is OK for ADuM3480 and ADuM3481.

    2. There is no constrain on the timing of VDD1 and VDD2 because CTRL1 and CTRL2 pin could determine the output status before power supply is ready. There is a delay time after which output will follow input since power supply is ready. this delay time is 1.7uS typically.

    3. CTRL1 determin side1 output default when VDD2 is absence. while CTRL2 determin side2 output.

    4. When VDD1 and VDD2 are both ready, output logic will follow input logic under both static and data transmition.

Children
No Data