Post Go back to editing

Video PRBS with max96716 & max96717

Category: Datasheet/Specs
Product Number: MAX96716A

I'm trying to run a video PRBS (VPRBS) test with the MAX96716 (deserializer) and MAX96717 (serializer).
I followed the sequence shown in the MAX96716A User Guide, but the behavior is different from what I expected.

Here are my results:

SER(MAX96717):
- PCLKDET         (0x0112[7]) = 1

DES(MAX96716): 
- VIDEO_LOCK  (0x01FC[0])  = 1
- VPRBS_FAIL    (0x01FC[5]) = 0
- VPRBS_ERR   (0x01FB)      = 0xFF 

And here are my questions:

  • I think VIDEO_FAIL is asserted when the received pattern is wrong for several consecutive cycles/frames. Is that correct?

  • VPRBS_ERR reaches 0xFF very quickly, but VPRBS_FAIL is not asserted. Why would the error counter saturate without FAIL being set?

  • Even though I did not enable the VPRBS generator (0x026B[7]), the VIDEO_LOCK bit is still set. What does VIDEO_LOCK indicate?

  • The datasheets for both MAX96716 and MAX96717 say to enable the PRBS generator on the transmitter first, then enable the checker on the receiver.
    However, the MAX96716 user guide enables the checker first. In this context, does “PRBS generator” refer to the pattern generator rather than the VPRBS generator?

Below are the relevant excerpts from the user guide and the datasheet.

User guide sequence

# Connect Serializer GMSL link to Deserializer GMSL link A
#Disable auto bpp on serializer
0x80,0x0110,0x60
#Enable serializer internal PCLK generation, PCLK = 150MHz
0x80,0x024F,0x0D
#Enable serializer pattern generator
0x80,0x026B,0x01
#Delay for 3ms
#Enable PRBS checker for deserializer
0x98,0x01FC,0x90
#Delay for 3ms
#Enable serializer VPRBS generator
0x80,0x026B,0x81

Datasheet

To run the video PRBS test, first enable the PRBS generator on the transmitter side, then enable the checker on the receiver side.
  • Hi, I seem to be hitting the same issue on the same setup: MAX96717 + MAX96716A.

    On my side:

    • the GMSL link comes up reliably
    • PCLKDET = 1
    • VIDEO_LOCK = 1
    • serializer is in pixel mode
    • deserializer is also in pixel mode
    • I tested 25 / 75 / 150 MHz
    • I tried both the literal sequence from the user guide and a hybrid sequence built from a known-good PATGEN path

    But the result is always the same:

    • DES 0x01FB quickly saturates to 0xFF
    • VPRBS_ERR_FLAG = 1
    • while VPRBS_FAIL = 0

    Regular PATGEN / video transmission works correctly in my setup. The problem appears only with VPRBS.

    Did you make any progress on this?
    Were you able to find a missing register setting, errata write, or the correct VPRBS sequence for MAX96717 -> MAX96716A?

  • Hi Palich,

    Did you try the sequence from the datasheet?

    Enable the PRBS generator on TX (SER) first (0x026B), then enable the checker on RX (DES) (0x01FC).

  • Hi , thank you — that was an excellent suggestion.

    Changing the order fixed it on my setup.

    What worked for me was:

    1. bring up the known-good SER PATGEN context,
    2. enable VPRBS on the serializer first,
    3. then enable the checker on the deserializer.

    After that, the test started behaving correctly, and I was also able to verify error injection using the serializer error generator.

    So the key issue really was the generator/checker enable order.

    Thanks again — that advice was very helpful.