KCC's Quizzes AQQ305 about a mutual exponentiation equation
1. Quote of the month: "A train station is where a train stops. A bus station is where a bus stops. I have a work station on my desk, so..." - unknown
2. Quiz AQQ305 about finding a mutual exponential equation
Good luck, and try to be among the
View All
September Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Quiz: How Well Do You Know Adaptive Power Switching?
Is your I/O module overheating? The AD74416H's Adaptive Power Switching (APS) can cut heat dissipation by up to 40% — but how well do you really understand how it works?
Read the blog first: Cooling
View All
ADN4655
Recommended for New Designs
The ADN4654/ADN4655/ADN46561 are signal isolated, low voltage differential signaling (LVDS) buffers that operate at up to 1.1 Gbps with low jitter. The...
Datasheet
ADN4655 on Analog.com
I am using the ADN4655 to isolate SerDes interface between two FPGAs. One FPGA#1 has Vcm =1.2V and Vd = 350mV while the other FPGA#2 has Vcm = 0.6V and Vd = 550mV.
I am understanding that the ADN4655, since isolated, translation between the two LVDS interface should be feasible.
For the input, as long as the (Vid) swing is more than +/-100mV threshold regardless of the common mode voltage, the receiver will work and understand low and high logic. Correct?
For the output, the Vod is +/-(250mV-450mV), correct? Now assuming there is no AC coupling, what will the common mode voltage be for the output signals? Is it going to be based on the common mode of the FPGA so in FPGA#1 1.2V and FPGA#2 0.6V or is it a constant voltage of 1.17V and AC coupling should be used to level to FPGA#2 voltage?
