Currently, I have following questions . Can you confirm it?
1) When ADN4668 is power-off, how is phy configured LVDS Rx side in ADN4668? For example, is that a Hi-Z?
2) If 1) is not Hi-Z, when there is DC at LVDS Rx side, we want to know whether ADV4668 don’t leak a current from any pin.