Article What's the maximum parallel PCLK input MAX96707 support by default?

As MAX96707 DBL default value is "0" and works on 24bit Bus-Width mode, in this case, the maximum frequency of parallel PCLK is  58MHz.

 

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.