I need to implement an ethernet interface over 1000BASE-KX as part of a OpenVPX backplane. My FPGA supports RGMII. Is there an appropriate PHY part or combination of parts that would make this possible?
It's specifically a single-lane (one RX pair and one TX pair) version of 1000BASE-KX.
