Category: Hardware
Hello,
If I get an FPGA design completed, in the future can I turn it into an asic to reduce cost?
Thanks,
Harry
It depends on the design. Which one are you interested in?
You might have issue if the HDL design uses DSPs.
Andrei