Post Go back to editing

Baremetal access of matlab generated bitstream

Category: Software
Software Version: Vivado 2019.1 , MATLABR2022b


I have generated a bitstream of my MATLAB Simulink design using HDL workflow advisor for hardware-software co-simulation for adrrv9361-z7025. Now I need to do some customization in the bitstream in Vivado and verify it on bare metal by programing through JTAG. Is it possible? If so, will it work with default bare-metal device drivers or do I need some customization?