Post Go back to editing

AD9361 DAC Multi Tone Wave Generation With Default IP

Category: Software
Product Number: AD9361
Software Version: FSCOMMS2

Hello everyone,

I'm working on a design with AD9361 and Zedboard. I was able to run the SAMPLE project designed in Ad9361 in the name_HDL. I work for no-os. I have a few questions about AD9361 IP;
1- What I want to do in my design is actually to print the signs of different frequencies I produce in numerical design. All I need is the 16bit input pin that I will enter the I and Q channels on IP. But it seems to have your own DDS on the IP. Although I do DDS_DISABLE 1, I see that sign on what I just entered into the tx_lo_en value at the txout. What do you think I should do?
2- I want to be able to take the signs produced in different tones and process those signs in different tones using the AD9361's download. But now I can't see ADC Raw Data with ILA. How can I correct this situation?

As you can see for the DAC, I produce signs at 2 different frequency and enter the dac_datai and q pins of the AD9361 IP. I want to do the signs of 3 and 5mhz with tx_lo and see it in TXout.
For example tx_lo = 2400MHz
Two tone = 3mhz and 5 MHz
tx_out = 2403MHz and 2405mhz or 2397mhz and 2395mhz

Sincelery

Parents
  • Hi,

    Sorry for the delayed reply!

    I see that sign on what I just entered into the tx_lo_en value at the txout. What do you think I should do?

    Can you elaborate? Is not clear to me what are you entering/expecting here.

    2- I want to be able to take the signs produced in different tones and process those signs in different tones using the AD9361's download. But now I can't see ADC Raw Data with ILA. How can I correct this situation?

    Are you running Kuiper(Linux) or no-OS on zed board? Ether way I'm interested in the messages from system power-on. If the there are any issues in initializing any components regarding ad9361.
    If you probe the signals coming out of the adc_fifo there shouldn't be any problem in capturing signals with an ILA.
    My recommendation is to capture the samples and move them on your machine. This gives you a higher sample count and probably speed, comparing with an ILA.
    On linux use IIO-Oscilloscope or pyadi-iio.
    On no-OS. IIO-Osc or set a big buffer(RAM) and move data over JTAG, there are a few threads regarding this on EZ, let me know if you need help finding those, if it is the case.

    As you can see for the DAC, I produce signs at 2 different frequency and enter the dac_datai and q pins of the AD9361 IP. I want to do the signs of 3 and 5mhz with tx_lo and see it in TXout.
    For example tx_lo = 2400MHz
    Two tone = 3mhz and 5 MHz
    tx_out = 2403MHz and 2405mhz or 2397mhz and 2395mhz

    This can be done very easily on the reference design using the IIO-Oscilloscope, If you only intend to do this frequency tests.
    There is an independent IQ control that lets you play with this parameters of the internal DDS(axi_ad9361 from hdl).

    When I increase the DDS SFDRs to 96db (16bit DDS resolution) I see an increase in gains in my spectrum but still not enough. It rises to about -43dbm. When I turned my attenetors completely down, I was able to reach the maximum -33dbm levels. I can't seem to make full use of the DAC's dynamic range. The spectrum image is below. 

    The data going to the dac is MSB aligned, meaning yout of the 16bits only the upper 12 will be used. in your case, probably the lower 4 bits where dropped. See the DATA description https://wiki.analog.com/resources/fpga/docs/axi_ad9361#internal_interface_description

    https://ez.analog.com/fpga/f/q-a/84670/eliminating-ad9361-tx-carrier-output-dc-output

    I have observed that these offsets increase as the frequency increases. 

    https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/hardware/card_specification

    https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/hardware/tuning

    Andrei

Reply
  • Hi,

    Sorry for the delayed reply!

    I see that sign on what I just entered into the tx_lo_en value at the txout. What do you think I should do?

    Can you elaborate? Is not clear to me what are you entering/expecting here.

    2- I want to be able to take the signs produced in different tones and process those signs in different tones using the AD9361's download. But now I can't see ADC Raw Data with ILA. How can I correct this situation?

    Are you running Kuiper(Linux) or no-OS on zed board? Ether way I'm interested in the messages from system power-on. If the there are any issues in initializing any components regarding ad9361.
    If you probe the signals coming out of the adc_fifo there shouldn't be any problem in capturing signals with an ILA.
    My recommendation is to capture the samples and move them on your machine. This gives you a higher sample count and probably speed, comparing with an ILA.
    On linux use IIO-Oscilloscope or pyadi-iio.
    On no-OS. IIO-Osc or set a big buffer(RAM) and move data over JTAG, there are a few threads regarding this on EZ, let me know if you need help finding those, if it is the case.

    As you can see for the DAC, I produce signs at 2 different frequency and enter the dac_datai and q pins of the AD9361 IP. I want to do the signs of 3 and 5mhz with tx_lo and see it in TXout.
    For example tx_lo = 2400MHz
    Two tone = 3mhz and 5 MHz
    tx_out = 2403MHz and 2405mhz or 2397mhz and 2395mhz

    This can be done very easily on the reference design using the IIO-Oscilloscope, If you only intend to do this frequency tests.
    There is an independent IQ control that lets you play with this parameters of the internal DDS(axi_ad9361 from hdl).

    When I increase the DDS SFDRs to 96db (16bit DDS resolution) I see an increase in gains in my spectrum but still not enough. It rises to about -43dbm. When I turned my attenetors completely down, I was able to reach the maximum -33dbm levels. I can't seem to make full use of the DAC's dynamic range. The spectrum image is below. 

    The data going to the dac is MSB aligned, meaning yout of the 16bits only the upper 12 will be used. in your case, probably the lower 4 bits where dropped. See the DATA description https://wiki.analog.com/resources/fpga/docs/axi_ad9361#internal_interface_description

    https://ez.analog.com/fpga/f/q-a/84670/eliminating-ad9361-tx-carrier-output-dc-output

    I have observed that these offsets increase as the frequency increases. 

    https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/hardware/card_specification

    https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms2-ebz/hardware/tuning

    Andrei

Children
No Data