Post Go back to editing

AD9363 TX2 RX2 ports access

Category: Hardware
Product Number: AD9363
Software Version: Vivado 2019.1, Petalinux 2019.1

We were using TX1 and RX1 on custom board Zynq-7030 with AD9363. But for integration purposes we are now required to use TX2 and RX2 ports for AD9363 on the custom board. This board has only 4 ports for transceiver, named as, Tx1, Rx1, Tx2, and Rx2.

We have sliced the 32 MSB bits from the DAC and ADC in the vivado design so that TX2 and RX2 can be accessed. For baremetal SDK (no-OS), TX2 and RX2 are working fine but at OS side, RX2 is working fine now, but instead of TX2, transceiver is transmitting at TX1. What would be the solution for this problem?

We are using a script in the OS to configure to AD9363, which includes following parameters to be configured:












Do I have to change any of the above parameters to get the solution? Or is there any change to be made in the devicetree to get transmission at TX2?

We are in urgent need of solution, any help is highly appreciated.

Top Replies

  • Hello  ,

    Someone will have a look. 

    Do you have any updates on this that might be relevant for the person that will assist you? What branches are you using as a starting point for HDL and No-OS?

    Also, is it mandatory to use the 2019.1 version of tools? Some issues from old releases are solved in newer releases, so I would suggest using the latest release branch (2021.1) or the master branch (2021.2).


  •  , we have resolved the issue. It wasn't the issue of HDL or Vivado release. The problem was in configuration. We found solution from the following:

     AD9361 initialisation sequence 

    We changed the value of I+Q channel 2 DMA mode

    iio_reg cf-ad9361-dds-core-lpc 0x498 2

    iio_reg cf-ad9361-dds-core-lpc 0x4D8 2

    It worked for TX2, Rx2.

Reply Children
No Data