We are using FMCOMMS5+ZC706 Hardware platform for sat-com modem Development.
we have used chip B of FMCOMMS5 hardware i.e axi_ad9361_1 of the design for Transmit and Reception.
we can able to make use of the design but whenever hardware boots up it is not receiving sampling clock properly (we have wrote a VHDL code to report back the Sampling clock frequency received from AD9361 ).
bcz of this our modem is not Locking and we couldn't able to progress.
we tried changing the clock source form chip A to chip B but we are getting Bitgen Error as shown below.
Fig 1 : Bitgen error from vivado
Fig 2: axi_ad9361 we removed clock source
Fig 3: Alternative clock source for the design.
Fig 4: Final Design
can anyone help me to solve this problem?