Post Go back to editing

AD9213 ADI JESD204B Transport Layer Output Issues

Category: Hardware
Software Version: Vivado 2019.1

Hi Team, 

                We are developing drivers for VCU118(Xilinx Virtex Ultrascale Plus) and HTG-FMC-AD9213(12 ADC)-AD9172(16 DAC).For developing drivers for AD9213 with VCU118, we used AD9208 as our reference design. The AD9213 ADC I'm using at 10Gsps sampling rate. The lane rate is 12.5Gbps, L=16, M=1(real ADC) , S =16 ,  F =2 , N = NP =16 ,  K =32, Full Bandwidth Mode, Subclass 1. fs = 10Gsps, FPGA_REF_CLK = lane rate / 40 = 312.5MHz ,  FPGA_DEV_CLK = lane rate/20 = 312.5MHz. In the HTG-AD9213 ADC , there is ADF4371 PLL which generates a 10GHz clock for ADC. The HMC7044 PLL is generating the FPGA_REF_CLK , FPGA_SYSREF and ADC_SYSREF. The SYSREF frequency = ADC Clock /2048 = 4.88MHz.The FPGA_DEV_CLK is the rx_out_clk of util_adxcvr block. 
 The JESD204B Link status is DATA, and JESD204B PLL is locked.
 But the  ADC output of JESD204B transport layer is noise(fixed pattern) which is constant and not changing run to run in the chip scope(ILA). While giving external input to ADC , it won't change. The random pattern is fixed in the chip scope and not updating run to run. I also run test patterns using 0x505 register (Alternate checker mode, 1/0 toggle word ) and the TPL outputs are observed correctly but those outputs are also fixed and not changing run to run in the chipscope (ILA). Can you please guide me with this. 
Here I'm attaching the ADC output data : 
Thanks in Advance
Goli Ganesh

Top Replies

  • Hi  ,

                

                                        Sorry for the late reply. Currently no updates for that issue. I'm stuck at that point. Now, I'm trying with Xilinx JESD IP instead of using ADI JESD  and also…
Parents Reply Children
  • Hi  ,

         1. The JESD204B link is stable.

         2. Yes, we tried setting ramp mode. But the output is not changing run to run in the chipscope(ILA). The test patterns are generating properly but they are also not changing run to run in the chipscope. Is there any API's for AD9213? Why the TPL core data is not changing run to run in the chipscope and why it is fixed to constant data? 

    Thanks and Regards

    Goli Ganesh

  • We have a dual AD9213 design available, but it's specific to Stratix 10 and we have it working with Linux (see analogdevicesinc/linux at altera_adxcvr (github.com)). The HDL is on master so the TPL handles the case correctly.

    I think we tried discussing regarding this in several EZ threads, but because we don't have hardware for Xilinx, it's hard to debug.

    My first thought is that the link is not entirely stable, so maybe the settings for the transceivers are not entirely correct. Maybe you can check them by going through the following guide:

    Xilinx FPGAs Transceivers Wizard [Analog Devices Wiki]

    Does the data from the data link layer change ?

    Can you try setting the ramp by:

    Set 0x503 bit 5 to 1

    Set 0x505 to 0x8

    ?

    Regards,

    Adrian

  • Hi  ,

                                    Sorry for the late reply. Actually I tried setting the ramp the same way as you mentioned above, but I had the same issue. I already used the xilinx FPGAs Transceivers Wizard, based on that only I configured the util_adxcvr block. Now I'm trying for lower sample rates. If I find anything I will update you.

     

    Thanks in Advance

    Goli Ganesh