Firstly, we tested the standalone FFT example.
Then we opened the ADRV9009 HDL project in the Vivado tool and deleted all the modules from the HDL except, Zynq processor and added fft example code into the project. The FFT example does not work.
Then we also deleted the Zynq processor from the ADRV9009 HDL project, and added new Zynq processor with default configuration/settings. The FFT example starts working.
This debugging process pointed out that there are some default setting of Zynq processor in HDL code that are hindering AXI-DMA core from working in the FFT example.
Can anyone guide us that what are the settings of the Zynq processor in HDL core that are hindering AXI-DMA core from working?