Post Go back to editing

AD9364 fast lock profile for frequency hoping through FPGA


I have implemented Frequency hopping in AD9364 through DSP and it is working. Now Because of some reason i wanted to shift FAST LOCK PROFILE writing through FPGA but Initial  AD9364 configuration is doing by DSP and after that DSP giving the control to FPGA for writing the AD FAST LOCK profile. Is this implementation is OK for AD9364?

FPGA using the same method used by DSP ( using 10 Mhz SPI clock, 8 bit transfer) but its affecting the LVDS clock (3.45 Mhz).

Please anyone help me to go further.

Top Replies