Timing violation in HDL_2016_R2 for AD9361

Hi

I am using HDL_2016_R2 on cyclone V SOC platform

during compilation of the design i am facing timing violation error. I am attaching the error message.

Please help me to resolve the issue.

Regards

anki