Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log in
Site
Search
Log in
Home
Blogs ⌵
EngineerZone Spotlight
The Engineering Mind
Analog Garage
Browse ⌵
All Groups
All Members
Support ⌵
3D ToF Depth Sensing
Amplifiers
Analog Microcontrollers
Audio
Clock and Timing
Data Converters
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Interface and Isolation
Low Power RF Transceivers
MEMS Inertial Sensors
Motor Control Hardware Platforms
Optical Sensing
Power By Linear
Processors and DSP
Reference Circuits
RF and Microwave
Switches/Multiplexers
Temperature Sensors
Video
Wireless Sensor Networks Reference Library
More
Cancel
FPGA Reference Designs
Q&A
Q&A
Discussions
Documents
File Uploads
Video/Images
Tags
Reports
More
Cancel
New
FPGA Reference Designs requires membership for participation - click to join
Frequently Asked
QPLL support in axi_adxcvr and util_adxcvr
Answered
7 months ago
Designing with multiple ADRV9009 chips
Answered
8 months ago
ADRV9009 JESD Error
Answered
9 months ago
Regarding modifying HDL reference file
Answered
6 months ago
ad9361 digital loop back
Answered
5 months ago
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
JESD204B COMMUNICATION WITH AD9172.
+1
572
views
47
replies
on 19 Jul 2019
by
AdrianC
Not Answered
Timing violation in HDL_2016_R2 for AD9361
0
37
views
3
replies
on 19 Jul 2019
by
AdrianC
Not Answered
A question about using the driver of ADC7511
0
32
views
2
replies
on 19 Jul 2019
by
sY198
Not Answered
Some problems about FFT transformation of ad9361 data acquisition in vivado
0
219
views
8
replies
on 18 Jul 2019
by
CsomI
Suggested Answer
ZC706 ethernet
0
89
views
7
replies
on 18 Jul 2019
by
ZZhou892
Not Answered
Clock constraints in ADRV9009
0
49
views
3
replies
on 18 Jul 2019
by
AdrianC
Not Answered
TX Path HDL inserts zeroes into IQ
0
96
views
7
replies
on 18 Jul 2019
by
AdrianC
Not Answered
Accessing PL logic in PS--adrv9361-zc7035
0
62
views
4
replies
on 18 Jul 2019
by
Rocky2018
Answered
Go home AXI_AD7616, you're drunk! Problem with registers reading of the IP CORE, wrong values read.
0
80
views
3
replies
on 17 Jul 2019
by
Andrea_Ragni
Answered
ADRV9009 : Transmitting Data to DAC using No-OS Design
0
133
views
7
replies
on 17 Jul 2019
by
AdrianC
Not Answered
FSK Loopback via AD9364
0
45
views
1
reply
on 17 Jul 2019
by
andrei_g
Not Answered
adrv9009-iiostream.c Build Method Inquiry
0
20
views
1
reply
on 16 Jul 2019
by
travisfcollins
Suggested Answer
Baud Rate for ADuC847
0
47
views
2
replies
on 16 Jul 2019
by
MKomm765
Suggested Answer
About Configuring for ADRV9375 + ZCU102
0
211
views
12
replies
on 16 Jul 2019
by
AdrianC
Not Answered
Using lwip tcp/ip stack with baremetal hdl c5soc & ad9361
0
42
views
2
replies
on 16 Jul 2019
by
Prince_Punia
Not Answered
AD-FMCOMMS5 with KCU105 as carrier board.
0
40
views
2
replies
on 16 Jul 2019
by
Golovkin Ilya
Not Answered
ad9361 with rtos ucos-ii
0
9
views
0
replies
on 16 Jul 2019
by
Prince_Punia
Not Answered
About axi_ad9361 ip core
0
111
views
8
replies
on 16 Jul 2019
by
YumingHu
Not Answered
AXI-DMAC with external synchronization
0
27
views
1
reply
on 16 Jul 2019
by
lnagy
Not Answered
FMCOMMS5 RX frequency tune with software
0
67
views
3
replies
on 15 Jul 2019
by
travisfcollins
>