Q&A

• Not Answered

  [AD9083 JESD reference design] Mismatch between Data Link and Phy widths 0

  7 views
  0 replies
  on Sep 30 2022 by digitalakita
• Not Answered

  rf_port_select does not work 0

  12 views
  1 reply
  on Sep 30 2022 by mhennerich

  •   
• Not Answered

  ZCU102 + ADRV9009 HDL implementation fail 0

  54 views
  6 replies
  on Sep 30 2022 by FPGA@noob
• Not Answered

  make build error in git cloned repository for ad9371 0

  76 views
  5 replies
  on Sep 30 2022 by IacobLiviu

  •   
• Answered

  Rebuilding the HDL reference of AD9082-FMCA-EBZ for ZCU102 0

  123 views
  12 replies
  on Sep 29 2022 by Filip_Gherman

  •   
• Answered

  Update the Linux boot image (SD card) of AD9082-FMCA-EBZ FMC board with a modified FPGA bitstream 0

  130 views
  3 replies
  on Sep 29 2022 by SAH
• Not Answered

  AD9371 & ZCU102 related questions 0

  58 views
  4 replies
  on Sep 29 2022 by SPop612

  •   
• Not Answered

  Dynamic partial reconfiguration using ADRV9361-Z7035 + ADRV1CRR-FMC 0

  151 views
  6 replies
  on Sep 29 2022 by imoldovan

  •   
• Answered

  Synchronisation of JESD204B sysref between link layer receive peripherals 0

  52 views
  2 replies
  on Sep 28 2022 by Quant
• Answered

  How can I change "ADC Sample Rate" of AD9680 on FMCDAQ2 0

  1235 views
  12 replies
  on Sep 28 2022 by PaulPG

  •   
• Suggested Answer

  Clock transmission over optical fiber +2

  63 views
  1 reply
  on Sep 23 2022 by travisfcollins

  •   
• Suggested Answer

  calculating the transmission range of AD9361 chip 0

  97 views
  3 replies
  on Sep 22 2022 by travisfcollins

  •   
• Answered

  FMCOMMS5 on VC707 0

  310 views
  4 replies
  on Sep 22 2022 by SPop612

  •   
• Not Answered

  clock domain crossing in ADI HDL projects 0

  83 views
  1 reply
  on Sep 22 2022 by SPop612

  •   
• Not Answered

  ADRV9002 in Intel FPGA 0

  98 views
  6 replies
  on Sep 20 2022 by IacobLiviu

  •   
• Not Answered

  Extracting radio frames/data from DDR 0

  78 views
  1 reply
  on Sep 19 2022 by FPGA@noob
• Answered

  HDL 2021 R1 0

  141 views
  3 replies
  on Sep 16 2022 by imoldovan

  •   
• Not Answered

  AD9213 ADI JESD204B Transport Layer Output Issues 0

  48 views
  0 replies
  on Sep 13 2022 by Ganesh_Goli
• Not Answered

  AD9213 using JESD204B Rx ADI IP: Lane Alignment Problem +1

  226 views
  5 replies
  on Sep 13 2022 by Ganesh_Goli
• Answered

  FMC LPC cable +1

  463 views
  3 replies
  on Sep 12 2022 by aaripirala