Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log in
Site
Search
Log in
Home
Blogs ⌵
EngineerZone Spotlight
The Engineering Mind
Browse ⌵
All Groups
All Members
Support ⌵
3D ToF Depth Sensing
Amplifiers
Analog Microcontrollers
Audio
Clock and Timing
Data Converters
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Industrial Ethernet
Interface and Isolation
Low Power RF Transceivers
MeasureWare
MEMS Inertial Sensors
Motor Control Hardware Platforms
Optical Sensing
Power By Linear
Processors and DSP
Reference Circuits
RF and Microwave
Switches/Multiplexers
Temperature Sensors
Video
Wireless Sensor Networks Reference Library
My EZ
More
Cancel
FPGA Reference Designs
Q&A
Q&A
Discussions
Documents
File Uploads
Video/Images
Tags
Reports
More
Cancel
New
FPGA Reference Designs requires membership for participation - click to join
Frequently Asked
QPLL support in axi_adxcvr and util_adxcvr
Answered
over 1 year ago
Designing with multiple ADRV9009 chips
Answered
over 1 year ago
Zynq3-AD9371 Radar
Answered
2 months ago
ad9361 digital loop back
Answered
over 1 year ago
ADRV9009 support for Xilinx ZCU102 rev 1.1
Suggested Answer
over 1 year ago
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Sampling HF with ZC706 + FMCOMMS5
0
6
views
0
replies
on 4 Apr 2020
by
str-alorman
Not Answered
why ADRV9009 power_ok led if off on ZCU102_FMC0?
0
40
views
3
replies
on 4 Apr 2020
by
AdrianC
Not Answered
Migration from ZCU102 +ADRV9371 to KCU116+ADRV9371
+1
394
views
25
replies
on 3 Apr 2020
by
AdrianC
Not Answered
ADFMCOMMS8: step file
0
27
views
1
reply
on 3 Apr 2020
by
opineau
Not Answered
Removing RX chain from ADRV9009 design for an ADRV9008-2
0
57
views
5
replies
on 2 Apr 2020
by
EHeinz689
Suggested Answer
How to move adrv9009 from FMC1 to FMC0 on ZCU102?
0
86
views
7
replies
on 2 Apr 2020
by
EHeinz689
Not Answered
AD9371 Serializer PRBS
0
102
views
7
replies
on 2 Apr 2020
by
fpga_guy
Not Answered
TUL Pnyq Z2 Design for Linux and the ADAU1761
0
46
views
3
replies
on 2 Apr 2020
by
andrei_g
Not Answered
AD9371+zc706 transmit and receive signal
0
44
views
3
replies
on 2 Apr 2020
by
andrei_g
Not Answered
AXI SPI engine
0
53
views
2
replies
on 1 Apr 2020
by
Dordije
Not Answered
Reg the development of QPSK Demodulator for 500 MHz Base bandwidth
0
22
views
1
reply
on 1 Apr 2020
by
travisfcollins
Not Answered
ADI Reference Design Clocks
0
25
views
1
reply
on 31 Mar 2020
by
andrei_g
Not Answered
Received Signals Frequency
0
27
views
0
replies
on 30 Mar 2020
by
OKGultekin
Not Answered
ADRV9009: up-to-date reference design with reduced lanes
0
51
views
2
replies
on 30 Mar 2020
by
lnagy
Answered
ADRV9009-ZU11EG SOM clocking network changes for Tx/OBS and Rx core clocks
+1
82
views
4
replies
on 30 Mar 2020
by
Samual
Answered
Synchronizing to RX buffer
0
81
views
4
replies
on 30 Mar 2020
by
EHeinz689
Not Answered
Employing ADI JESD framework in ASIC design
0
22
views
1
reply
on 30 Mar 2020
by
lnagy
Not Answered
Clock Drift Problem for Timed Transmissions
0
37
views
1
reply
on 27 Mar 2020
by
travisfcollins
Not Answered
Transciever toolbox, custom block and AD9361, No OS
0
29
views
1
reply
on 27 Mar 2020
by
travisfcollins
Not Answered
FMCOMMS5 + ZC706 + custom protocol
0
57
views
0
replies
on 27 Mar 2020
by
mateusz.wozniak
>