Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log in
Site
Search
Log in
Home
Blogs ⌵
EngineerZone Spotlight
The Engineering Mind
Analog Garage
Browse ⌵
All Groups
All Members
Support ⌵
3D ToF Depth Sensing
Amplifiers
Analog Microcontrollers
Audio
Clock and Timing
Data Converters
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Interface and Isolation
Low Power RF Transceivers
MeasureWare
MEMS Inertial Sensors
Motor Control Hardware Platforms
Optical Sensing
Power By Linear
Processors and DSP
Reference Circuits
RF and Microwave
Switches/Multiplexers
Temperature Sensors
Video
Wireless Sensor Networks Reference Library
My EZ
More
Cancel
FPGA Reference Designs
Q&A
Q&A
Discussions
Documents
File Uploads
Video/Images
Tags
Reports
More
Cancel
New
FPGA Reference Designs requires membership for participation - click to join
Frequently Asked
QPLL support in axi_adxcvr and util_adxcvr
Answered
10 months ago
Designing with multiple ADRV9009 chips
Answered
11 months ago
[ADRV9009 + ZCU102] No-OS Receive data showing up as 0s.
Answered
7 months ago
ad9361 digital loop back
Answered
8 months ago
2 AD design for 4X4 MIMO
Suggested Answer
7 months ago
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
daq_fmcdaq2 xcvr GTHE2 support Please!
0
16
views
0
replies
on 19 Oct 2019
by
daihaohuazhu@outlook.com
Not Answered
Memory map on Vivado for ADRV9009
0
15
views
0
replies
on 19 Oct 2019
by
Carl
Not Answered
dam data width and chennels and convters?
0
26
views
0
replies
on 19 Oct 2019
by
wl929281
Not Answered
ad9371 data width of adc and dac path
0
49
views
2
replies
on 19 Oct 2019
by
wl929281
Not Answered
Ad 9371 No OS ADC Data All Noise?
0
79
views
5
replies
on 18 Oct 2019
by
kung_skycope
Not Answered
ADV7511 with zc706
0
46
views
3
replies
on 18 Oct 2019
by
andreid1994
Not Answered
About Tx Path of AD9375 No-os Setup
0
798
views
15
replies
on 18 Oct 2019
by
StanleyHuang
Answered
AD9371 Observer Receiver Enable Signal
0
32
views
1
reply
on 18 Oct 2019
by
cberbas
Not Answered
How to use FPGA to driver 2 AD9371, the Tx channel and Rx channel
0
44
views
1
reply
on 16 Oct 2019
by
travisfcollins
Answered
rx/tx fastlock control from FPGA
0
768
views
16
replies
on 16 Oct 2019
by
travisfcollins
Not Answered
FMCJESDADC: Problems with PN23 seq check
0
663
views
18
replies
on 16 Oct 2019
by
andrei_g
Not Answered
Frequency hopping IP
0
108
views
5
replies
on 16 Oct 2019
by
travisfcollins
Not Answered
Generar señal Seno en Amplitud y Fase FMCOMMS4
0
35
views
1
reply
on 16 Oct 2019
by
travisfcollins
Not Answered
DVR1CRR-BOB and ADRV9361-Zz035 usage
0
26
views
1
reply
on 15 Oct 2019
by
travisfcollins
Answered
ADRV9361 RX/TX Timestamp for LTE
0
26
views
1
reply
on 15 Oct 2019
by
travisfcollins
Not Answered
ADRV9361-Z7035 + ADRV1CRR-FMC: Dead on Arrival
0
80
views
4
replies
on 15 Oct 2019
by
Schiessl
Not Answered
adrv9009 spi1.1: jesd_rx_clk enable failed (-5)
0
123
views
10
replies
on 15 Oct 2019
by
AdrianC
Not Answered
[ADRV9009 + A10SOC] How improve ADRV9009's “Frequency Error” when measuring TX signal ？
0
18
views
0
replies
on 15 Oct 2019
by
Jet
Answered
Tuning RX failed!
0
92
views
3
replies
on 15 Oct 2019
by
Prince_Punia
Suggested Answer
AD9680 and AD9543 drivers for kernel version 4.14
0
73
views
2
replies
on 14 Oct 2019
by
VMohan530
>