This group hosts discussions and FAQs regarding FPGA Reference Designs. Please read the Analog Devices EngineerZone Code of Conduct before posting.

Before asking a question, please review our HDL user guide, available at analogdevicesinc.github.io/.../index.html.   

Please note that this forum only supports reference designs published at https://github.com/analogdevicesinc/hdl

What Else is Going On

        
Post Go back to editing